


J1033 U.S. PTO  
09/886368  
06/22/01

FIG. I



102290 89598860

FIG. 2





FIG. 3



022290-88338860

FIG. 4






FIG. 5



102290-8925860

FIG. 6



022250-022258-022259

FIG. 7

09886368 062201




FIG. 8





FIG. 9



**FIG.10**




FIG. II







FIG.12




**FIG. 13**




**FIG. 14**




**FIG.15**



**FIG.16**



**FIG.17**



**FIG.18**




FIG.19




FIG. 20




FIG. 21







FIG. 22



**FIG. 23**



**FIG. 24**



**FIG. 25**




FIG.26




FIG.27




FIG.28




FIG.29




FIG. 30




FIG. 31




FIG. 32




FIG. 33




FIG. 34




FIG. 35




FIG. 36




FIG.37




FIG. 38




FIG. 39




FIG. 40




FIG. 41




FIG. 42






FIG. 43




7022901-893388888880

FIG. 44



**FIG. 45**



**FIG. 46**




FIG. 47





FIG. 48



**FIG.49**




FIG. 50




FIG. 51




FIG. 52




FIG. 53




FIG. 54




FIG. 55




FIG. 56





FIG. 57



4702290 - 39535860

FIG. 58




FIG. 59




FIG. 60




FIG. 6I




FIG. 62




FIG. 63

09886368 . 052201





FIG. 64



**FIG.65**

PIN	NAME	I/O	FUNCTION	PIN	NAME	I/O	FUNCTION
1	GND			35	GND		
2	D3	I/O		36	CD1	O	CARD DETECTION
3	D4	I/O		37	D11	I/O	
4	D5	I/O		38	D12	I/O	
5	D6	I/O		39	D13	I/O	
6	D7	I/O		40	D14	I/O	
7	CE1	I	CARD ENABLE	41	D15	I/O	
8	A10	I		42	CE2	I	CARD ENABLE
9	OE	I	OUTPUT ENABLE	43	RFSH	I	REFRESH ( FOR PSRAM )
10	A11	I		44	RFU	NC	RESERVE
11	A9	I		45	RFU	NC	RESERVE
12	A8	I		46	A17	I	
13	A13	I		47	A18	I	
14	A14	I		48	A19	I	
15	WE/PGM	I	WRITE ENABLE	49	A20	I	
16	RDY/BSY	O	RDY BSY(EEPROM)	50	A21	I	
17	VCC			51	VCC		
18	VPP	I	PROGRAM POWER (EVEN-NUMBERED BYTES)	52	VPP 2		PROGRAM POWER (ODD-NUMBERED BYTES)
19	A16	I		53	A22	I	
20	A15	I		54	A23	I	
21	A12	I		55	A24	I	
22	A7	I		56	A25	I	
23	A6	I		57	RFU	NC	RESERVE
24	A5	I		58	RFU	NC	RESERVE
25	A4	I		59	RFU	NC	RESERVE
26	A3	I		60	RFU	NC	RESERVE
27	A2	I		61	REG	I	ATTRIBUTE MEMORY SELECTION
28	A1	I		62	BVD2	O	BATTERY VOLTAGE DETECTION
29	AO	I		63	BVD1	O	
30	DO	I/O		64	D8	I/O	
31	DI	I/O		65	D9	I/O	
32	D2	I/O		66	D10	I/O	
33	WP	O	WRITE PROTECT	67	CD2	O	CARD DETECTION
34	GND			68	GND		

FIG. 66

ITEM	SIGNAL	MEMORY CARD	SYSTEM	MEMORY CARD OUTPUT FORMAT
CONTROL SIGNAL	<u><math>\overline{CE_1}</math></u>	PULL UP TO VCC	—	—
	<u><math>\overline{CE_2}</math></u>	$R \geq 10K\Omega$	—	—
	<u><math>\overline{REG}</math></u>	—	—	—
	<u><math>\overline{OE}</math></u>	PULL UP TO VCC OR NO RESISTANCE	$R \geq 10K\Omega$ , OR NO RESISTANCE	—
RDY/ $\overline{BSY}$	—	—	PULL UP	NOT DETERMINED
	<u><math>\overline{RFSH}</math></u>	NC	—	—
ADDRESS	AO-A25	PULL DOWN TO GND OR NO RESISTANCE	$R \geq 100K\Omega$ , OR NO RESISTANCE	—
DATA BUS	DO-D15	PULL DOWN TO GND OR NO RESISTANCE	$R \geq 100K\Omega$ , OR NO RESISTANCE	—
CARD DETECTION	<u><math>\overline{CD_1}</math></u> <u><math>\overline{CD_2}</math></u>	CONNECT CARD GND	PULL UP	CONNECT TO GND IN MEMORY CARD
WRITE PROTECTION	WP	—	—	"H" OR "L"
BATTERY VOLTAGE DETECTION	BVD1 BVD2	—	PULL UP	"H" OR "L"
RESERVE PIN	RFU	NC	NC	NC

**FIG. 67**





FIG. 68



1022901 0989368 - 01

FIG. 69

